Introduction
To enable low-power electronics in the next generation, building single electron transistors (SETs) with standard silicon nanoelectronics process is a very attractive approach [1, 6] . Especially, the SETs compatible with existing CMOS device architectures are potentially important for high-density memory cells. Table 1 lists several studies of silicon-based SETs with MOS structures, and reveals that downsizing the SET is essential to achieving the Coulomb blockade oscillation (CBO). The main challenges are the control of tunnel barriers [3, 4] and the suppression of short-channel effects [1] . F. Boeuf et al. [6] has demonstrated controlled single-electron effects using non-overlapped extensions acting as tunnel barriers. M. G. Peter et al. [1] showed significant CBO using multiple-gate SOI MOSFETs to overcome the short-channel effect. Although both studies represent attractive schemes to build SETs on large-scale wafers, the operating temperature is low (less than about 5 K).
To allow high-temperature operation, the size of the SET needs to be further reduced [1] [2] [3] [4] [5] [6] [7] . The suppression of short-channel effects, therefore, is especially critical to enabling single-electron tunneling at elevated temperature in the scaled MOSFET. In this work, we control the short-channel effect for devices with gate length down to 30 nm using thin oxide and multiple-gate SOI structures. We conduct an assessment of single-electron effects in our multiple-gate SOI MOSFETs with 1.6-nm gate oxide near room temperature.
Devices
Our transistors, as shown in Fig. 1 , were fabricated on p-type SIMOX SOI wafers using optical lithography as described in [8] . The Si-body thickness, H fin , was thinned down to 40 nm by thermal oxidation. The fin-width, W fin , was defined by wet-etching and ranges from about 15 to 25 nm. After W fin was developed, the 1.6-nm gate oxide was thermally grown. The ultra-thin gate oxide contributes to not only the suppression of short-channel effects, but also the gate-dot coupling strength of the SET [2] .
The gate length, L g , was defined by in-situ heavily-doped N + poly-silicon gate and ranges from 30 to 40 nm. Without the Light-Doping-Drain (LDD) implantation, the composite spacer of silicon oxide and nitride was deposited and anisotropically etched. The un-doped regions under the spacers separate the inversed carriers from source/drain and act as electrostatic tunnel barriers [6] . Finally, heavily-doped N + source/drain was made. It is worth noting that the parasitical source/drain resistance, which may determine the tunnel barrier [5] , depends on H fin and W fin in this multiple-gate SOI structure. Figure 2 shows the G m -V G characteristics measured by HP4156B in a low-noise probe station at room temperature (T = 20 o C) for the device with L g = 30 nm and W fin = 25 nm. A fine periodic oscillation in G m , an indication of the CBO [2] [3] [4] , can be seen starting from V G ~ 0.2 V. For a SET, the ability to produce CBO at low gate bias is important because of applications in the package of high density. The strong gate-dot coupling strength [2] caused by our 1.6-nm thin oxide may be responsible for the observed low-bias CBO. We have also noted that the fine periodic oscillations can be reproduced from sample to sample, and the peaks of each period for the same devices may be repeated at the same gate bias. It can be seen from the inset of Fig. 2 that the oscillatory period is 17 mV. For devices with large dimensions under the same measurement system, nevertheless, only the thermal noise can be seen. In addition, we have confirmed that the effect of source accuracy is not responsible for the observed periodic oscillation.
Results and Discussions
To further analyze the periodic oscillation in G m , both the discrete Fast Fourier Transform (FFT) and the histogram of the directly counted peak-to-peak spacing (∆V G ) in the G m -V G characteristics can be applied. The power spectrum density of FFT, shown in Fig. 3(a) , may represent the intensity of the corresponding periodic signal plus the period counts of ∆V G (Fig. 3(b) ). It can be confirmed from Fig. 3 that the observed conductance oscillation in Fig. 2 indeed has a period of 17 mV.
The period of conductance oscillation, ∆V G , represents the charging energy and is related to the gate capacitance, C g = qn s W eff L eff /(V G -V T ), where q is 1.6×10 -19 C, W eff is the effective channel width, L eff is the effective channel length, V T is the threshold voltage of the MOSFET and n s is the carrier density of the inversion layer. n s can be estimated by the weak-interference (WI) effect [9] , which usually coexists with CBO [6, 9] and can also be observed in our device. As indicated in Fig. 4 , the transmission maximum of carriers due to the WI effect occurs when [9] L eff = nλ F /2, where n is an integer and λ F is the Fermi wavelength. Once λ F is experimentally determined by Fig. 4 , n s can be calculated by n s = q4π/λ F 2 , if we assume the valley degeneracy is equal to 2 [9] . Once n s is known, we may estimate C g , which is about 20 aF for the device under study. The ideal Coulomb charging energy (e/C g ), therefore, should be about 8 mV. The discrepancy between our observed ∆V G (17 mV) and e/C g may stem mainly from the junction capacitances. In other words, the quantum dot in our device may no longer be considered as a disk-like island but rather a three-dimensional box. Figure 5 shows the G m -V G characteristics for the device with L g = 40 nm and W fin = 15 nm at various temperature. Clear G m oscillation can be seen as the temperature is decreased (T = -40 o C). We have noted that the oscillatory period, ∆V G , is about 13 mV for all the devices with this size. The observed geometrical dependence of ∆V G is different from the finding in Ref. 1 , where the formation of dots was referred to random fixed charges. It is also worth noting that split-peak separations can be seen in Fig. 5 . This may be caused by the coupling effect [10] between the carriers confined in the two separated channels of the narrow W fin device, as depicted in the inset of Fig. 5. 
Conclusions
We have conducted an assessment of single-electron effects in ultra-short multiple-gate SOI MOSFETs with 1.6-nm gate oxide. Coulomb blockade oscillations have been observed at room temperature for gate bias as low as 0.2 V due to strong gate-dot coupling strength. The charging energy may be modulated by the size of the device. The multiple-gate SOI structure, with its main advantage in the suppression of short-channel effects for the MOSFET scaling, presents a very promising scheme to build room-temperature single-electron transistors with standard silicon nanoelectronics process. 
